

ECE 310

Project 3 Report: Serial BCD Arithmetic Logic Unit (ALU)

Ohm Patel

November 2025

Abstract

This document details the design, implementation, and verification of a fully serial Binary Coded Decimal (BCD) Arithmetic Logic Unit (ALU). The system deserializes 41-bit input packets containing an operation code and two BCD operands, performs digit-wise arithmetic using parallel logic, and outputs a serialized 28-bit result packet. The design incorporates a Serial-In Parallel-Out (SIPO) input path, a multi-digit BCD computation unit, and a Parallel-In Serial-Out (PISO) output path. The module is optimized for continuous streaming operation, minimal latency, and reliable packet framing using fixed header identifiers.

In addition, the design emphasizes strict separation between serial communication and arithmetic execution, enabling continuous operation even while the output FSM is active. Simulation results verify correct header detection, operand extraction, digit-level BCD addition and 9's-complement subtraction, and stable result serialization timing across representative, edge-case, and maximum-value test cases.

1 Introduction

Many embedded and digital systems require strict decimal arithmetic, particularly in financial, user-interface, and control applications. Binary Coded Decimal (BCD) encoding is commonly used when preserving decimal digit boundaries is important. Because BCD does not self-correct for arithmetic overflows or borrows, custom correction logic is required.

This project implements a serial BCD Arithmetic Logic Unit capable of:

- Detecting a fixed 8-bit start-of-frame header,
- Parsing an operation bit and two 16-bit BCD operands from a serial stream,
- Performing BCD addition or 9's-complement subtraction across four decimal digits,
- Formatting a 28-bit output packet beginning with a dedicated output header,
- Maintaining uninterrupted, continuous input streaming.

Binary Coded Decimal (BCD) arithmetic is used in systems where exact decimal behavior is necessary, including financial logic, human-interface hardware, decimal counters, and microcontroller peripherals. Addition requires per-digit correction (+6 when above 9), while subtraction relies on 9's-complement arithmetic.

2 Design and Implementation

The design consists of three cooperating logic subsystems: the SIPO input interface, the parallel arithmetic unit, and the PISO output serializer. Two independent FSMs manage input framing and output timing.

2.1 Top-Level Architecture

Figure 1 shows the high-level architectural overview. The SIPO continuously absorbs serial input, the arithmetic unit executes in parallel once operands are available, and the PISO outputs the final frame MSB-first.




Figure 1: Conceptual architecture of the Serial BCD ALU.

2.2 Input Path: SIPO and Header Detection

A 41-bit shift register (regIN) handles deserialization. A blocking assignment is used to evaluate the most recent bit immediately within the header detection logic.

```
1 // Input FSM (SIPO)
2 always @(posedge clock) begin
3     if (reset) begin
4         inState <= inReset;
5         regIN    <= 41'b0;
6     end else begin
7         case (inState)
8             inReset: begin
9                 regIN <= 41'b0;
10                inState <= inShift;
11            end
12
13            inShift: begin
14                regIN = {regIN[39:0], din};
15
16                // Start-of-frame header detection
17                if (regIN[40:33] == 8'h5A) begin
18                    op  = regIN[32];
19                    opA = regIN[31:16];
20                    opB = regIN[15:0];
21
22                    // Prevent erroneous overlapping detection
23                    regIN <= 41'b0;
24                end
25            end
26        endcase
27    end
28 end
```

Listing 1: SIPO Shift and Header Detection

Report B emphasizes that operands are divided into four digits each:

$$A = A_3A_2A_1A_0, \quad B = B_3B_2B_1B_0$$

Each digit uses 8421 BCD encoding.

2.3 Parallel BCD Arithmetic Unit

Each 16-bit operand is split into four BCD digits. The arithmetic is performed in parallel using ripple-carry propagation across the digits.

2.3.1 BCD Addition

Digit-level addition with BCD correction is implemented using a reusable function:

```
1 function [4:0] bcd_add;
2     input [3:0] a, b; input cin;
3     reg [4:0] sum;
4     begin
5         sum = a + b + cin;
6         if (sum > 5'd9) sum = sum + 5'd6;
7         bcd_add = sum;
8     end
9 endfunction
```

Listing 2: BCD Add Function

2.3.2 9's-Complement Subtraction

Report B clarifies the subtraction steps:

1. Compute $9 - B_i$ for each digit.

2. Add 1 to the least significant digit.
3. Add the complemented number to A with the same BCD adder.
4. Ignore the final carry-out.

The same adder logic executes both addition and subtraction, simplifying hardware structure.

```

1  if (op == 1'b0) begin
2      // Addition
3      add0 = bcd_add(A0, B0, 1'b0);
4      add1 = bcd_add(A1, B1, add0[4]);
5      add2 = bcd_add(A2, B2, add1[4]);
6      add3 = bcd_add(A3, B3, add2[4]);
7
8      regOUT <= {8'h96, 3'b0,
9                  add3[4:0], add2[3:0],
10                 add1[3:0], add0[3:0]};
11 end else begin
12     // Subtraction via 9's complement
13     sub0 = bcd_add((4'd9 - B0), 4'd1, 1'b0);
14     sub1 = bcd_add((4'd9 - B1), 4'd0, sub0[4]);
15     sub2 = bcd_add((4'd9 - B2), 4'd0, sub1[4]);
16     sub3 = bcd_add((4'd9 - B3), 4'd0, sub2[4]);
17
18     add0 = bcd_add(A0, sub0[3:0], 1'b0);
19     add1 = bcd_add(A1, sub1[3:0], add0[4]);
20     add2 = bcd_add(A2, sub2[3:0], add1[4]);
21     add3 = bcd_add(A3, sub3[3:0], add2[4]);
22
23     regOUT <= {8'h96, 4'd0,
24                 add3[3:0], add2[3:0],
25                 add1[3:0], add0[3:0]};
26 end

```

Listing 3: Arithmetic Logic Implementation

2.4 Output Path: PISO Register

A 28-bit register serializes the result packet MSB-first. A dedicated FSM manages the 28-cycle output window.

```

1  always @(posedge clock) begin
2      case (outState)
3          outIdle: begin
4              if (regOUT[27:20] == 8'h96) begin
5                  count <= 0;
6                  outState <= outShift;
7              end else result <= 1'b0;
8          end
9
10         outShift: begin
11             result <= regOUT[27];
12             regOUT <= {regOUT[26:0], 1'b0};
13
14             if (count < 27) count <= count + 1;
15             else begin
16                 outState <= outIdle;
17                 count <= 0;
18             end
19         end
20     endcase
21 end

```

Listing 4: Output Serialization Logic

4 Synthesis Results

Figure 4 shows the synthesized design. The synthesis tool infers:

- 41 flip-flops for the SIPO register,
- 28 flip-flops for the PISO register,
- The BCD arithmetic datapath,
- Two small FSMs for input and output control.




Figure 4: Synthesized RTL schematic.

5 Discussion and Analysis

The ALU architecture cleanly separates serial communication from arithmetic computation, simplifying both correctness and debugging. The SIPO ensures deterministic packet framing, while the arithmetic unit uses repetitive digit-level structures, reducing design complexity.

Timing analysis revealed that input packets always require more cycles to arrive (41) than output packets require to transmit (28), enabling natural continuous operation without the need for buffering or stalling.

The synthesized schematic corresponds closely to the intended architecture, with differences primarily due to logic flattening, register retiming, and gate-level optimizations applied during synthesis.

6 Conclusion

This project successfully implements a fully serial BCD ALU capable of accurate digit-wise addition and subtraction, precise packet handling, and continuous real-time operation. Through structured design and extensive simulation, the system demonstrated robust functional behavior and correct timing across all tested scenarios.

The project deepened understanding of serial datapaths, sequence detection, BCD arithmetic, and modular hardware design.

This report was compiled using L^AT_EX.